

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/633,982	08/04/2003	Chin-Hsi Lin	251310-1060	5622	
24504 75	7590 05/03/2005		EXAMINER		
THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP			РНАМ,	PHAM, LY D	
STE 1750	100 GALLERIA PARKWAY, NW STE 1750		ART UNIT	PAPER NUMBER	
ATLANTA, GA 30339-5948			2827		
			DATE MAILED: 05/03/2005	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/633,982	LIN ET AL.		
		Examiner	Art Unit		
		Ly D. Pham	2827		
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address		
THE - External after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period tre to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).		
Status					
·	Since this application is in condition for allowar	action is non-final. nce except for formal matters, pro			
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims	•			
5)□ 6)⊠ 7)□	Claim(s) <u>5-10</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray. Claim(s) is/are allowed. Claim(s) <u>5-10</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.			
Applicati	ion Papers				
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>04 August 2003</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ objected t drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).		
Priority (under 35 U.S.C. § 119				
a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority document: application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Application of the documents have been received to (PCT Rule 17.2(a)).	on No ed in this National Stage		
2) Notice 3) Inform	et(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Application/Control Number: 10/633,982 Page 2

Art Unit: 2827

DETAILED ACTION

- Applicant's Response to the Restriction Requirement filed February 17, 2005 has been entered. Claims 1 – 4 and 11 – 15 have been cancelled.
- 2. Claims 5 10 are presented for the Examination.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 5 is rejected under 35 U.S.C. 102(e) as being anticipated by Joachim et al. (US Pat Pub 2004/0095819 A1).

Regarding **claim 5**, Joachim et al. disclose a ferroelectric memory comprising: a sense amplifier (fig. 3, sense amp 21);

a memory unit coupled to the sense amplifier (fig. 1, memory unit coupled to the sense amp as part of fig. 3);

Application/Control Number: 10/633,982 Page 3

Art Unit: 2827

a positive bit line and a negative bit line which are parallel to each other and are coupled to the sense amplifier (fig. 3, bit line BL 16 and bit line complement /BL 16' coupled to the sense amp 21);

a word line which is virtually perpendicular to the positive and the negative bit lines (fig. 3, word line WL);

a positive memory cell which is coupled to the word line and will be connected to the positive bit line when the word line is enabled (fig. 3, C_{ferro} 17 and TS transistor 19 on the right side coupled to bit line BL);

a negative memory cell which is coupled to the word line and will be connected to the negative bit line when the word line is enabled (fig. 3, C_{ferro} 17' and TS transistor 19' on the left side being coupled to bit line complement /BL);

a plate line which is coupled to the positive and the negative memory units (fig. 3, plate line PL 18);

a first current source which is coupled to the positive bit line (fig. 3, const. current sink 26); and

a second current source which is coupled to the negative bit line (fig. 3, const. current source 27).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Application/Control Number: 10/633,982

Art Unit: 2827

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joachim et al. in view of Madan (US Pat Pub 2004/0141353 A1).

Regarding **claim 6**, Joachim et al. disclose the ferroelectric memory according to claim 5, except wherein the ferroelectric memory is applied in a plate-line driven access method, of which, the first current source flows to ground from the positive bit line while the second current source flows to ground from the negative bit line. However, this feature has been shown by Madan (paragraphs 0029 and 0030, plate line drivers for read operation and memory bit lines BL1/BL1' are precharged to ground in read operation).

Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to combine the reference taught by Madan to the disclosure taught by Joachim et al., so that reference voltage can be established during read operation (paragraphs 0035 and 0038).

As per **claim 7**, Joachim et al. also disclose the ferroelectric memory according to claim 6, wherein the first current source and the second current source, which individually comprises an N-type transistor (fig. 3, transistors 24 and 24' are N-type).

7. Claims 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joachim et al. in view of Muneno (US Pat 6,310,797 B1).

Regarding **claim 8**, Joachim et al. disclose the ferroelectric memory according to claim 5, except wherein the ferroelectric memory is applied in a bit-line driven access

Application/Control Number: 10/633,982

Art Unit: 2827

method, of which, the first current source flows to the positive bit line while the second current source flows to the negative bit line. However, the feature has been shown by Muneno (abstract: ... a bit line BL is precharged to a voltage equal to Vcc/2).

Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to include the feature taught by Muneno to the disclosure by Joachim et al., so that data is read by detecting a change in voltage on the bit line BL which occurs when the bit line BL is released from the precharged state ... (abstract).

Regarding **claim 9**, the Examiner takes an Official Notice of the claimed feature, in which the first current source and the second current source individually comprises a P-type transistor, for transistor types acting as a switch are considered well-known in the art since the type to be used depends on the driving signal state, whether high or low, for corresponding compatibility.

8. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Joachim et al. in view of Jeon et al. (US Pat Pub 2003/0095457 A1).

Regarding **claim 10**, Joachim et al. disclose the ferroelectric memory according to claim 5, except wherein the sense amp is a latch sense amplifier. However, this feature has been taught by Jeon et al. (paragraph 0003). Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to incorporate the sense amplifier taught by Jeon et al. to the ferroelectric memory disclosed by Joachim et al. so that high speed can be obtained while maintaining performance requirement (paragraph 0003).

Application/Control Number: 10/633,982

Art Unit: 2827

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

10. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02(b)).

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ly D. Pham whose telephone number is 571-272-1793. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ly Pham April 20, 2005

HOAI HO

Page 6